

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/574,236	01/18/2007	Alessandro Minzoni	I438.111.101	5505
25281 DICKE, BILLI	7590 11/07/2007 G & CZAJA		EXAMINER	
FIFTH STREET TOWERS			TRAN, ANH Q	
100 SOUTH FI	IFTH STREET, SUITE 225 IS, MN 55402	0	ART UNIT PAPER NUMBER 2819	
	,			
•				
			MAIL DATE	DELIVERY MODE
			11/07/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

<del></del>		Application No.	lication No. Applicant(s)			
Office Action Summary		10/574,236	MINZONI, ALESSANDRO			
	Office Action Summary	Examiner	Art Unit			
	·	Anh Q. Tran	2819			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  16(a). In no event, however, may a reply be tim  17/11 apply and will expire SIX (6) MONTHS from  17/12 cause the application to become ABANDONE	I.  ely filed  the mailing date of this communication  (35 U.S.C. § 133)			
Status						
1)[\]	Responsive to communication(s) filed on 30 Oc	etober 2006				
		action is non-final.				
3)	Since this application is in condition for allowar		secution as to the morits is			
-,ك	closed in accordance with the practice under E			,		
Dispositi	ion of Claims		0 0.0. 2.0.			
	·					
	Claim(s) <u>11-31</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.					
	Claim(s) is/are allowed.					
	Claim(s)is/are allowed. Claim(s) <u>11-31</u> is/are rejected.					
	Claim(s) is/are objected to.					
	Claim(s) are subject to restriction and/or	election requirement				
	on Papers					
	•					
	The specification is objected to by the Examiner		– .			
10)[2]	10) ☑ The drawing(s) filed on <u>30 March 2006</u> is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.					
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
111	The oath or declaration is objected to by the Ex			l).		
		ammer. Note the attached Office	Action or form PTO-152.			
_	ınder 35 U.S.C. § 119					
_	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).			
a)	☑ All b) ☐ Some * c) ☐ None of:					
	1. Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents	• •				
	3. Copies of the certified copies of the prior		d in this National Stage			
* 5	application from the International Bureau See the attached detailed Office action for a list of		4			
	the attached detailed Office action for a list t	or the certified copies not receive	J.			
	·					
Attachmen	t(s)					
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Dotice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
	nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date <u>2/7/07</u> .	6) Other:	цент Аррисапоп			
		·				

10/574,236 Art Unit: 2819

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 11-31 are rejected under 35 U.S.C. 102(b) as being anticipated by Keeth (5,852,378).

Claim 11, Keeth shows a clock receiver circuit device (50, Fig. 3) comprising:

a first input (56) adapted to be connected with a first connection (CK) of a semiconductor component (52);

a second input (60) adapted to be connected with a second connection (CK\*) of the semi-conductor component; and

wherein the receiver circuit device comprises more than three transfer gates (four transfer gates 64, 66, 68, 70).

Claim 12, Keeth shows the receiver circuit device according to claim 11, which comprises four transfer gates (transfer gates 64, 66, 68, 70).

Claims 13 & 14, Keeth shows the receiver circuit device according to claim 11, comprising wherein at a first transfer gate (66) a corresponding first transfer gate control input (88) is connected with the second input of the receiver circuit device, and a corresponding second transfer gate control input (80), inverse in relation to the first

10/574,236

Art Unit: 2819

transfer gate control input (56 and 60 are inverse), is connected with the first input of the receiver circuit device.

Claim 15, Keeth shows the receiver circuit device according to claim 14, comprising wherein at a second transfer gate (64) connected with the first transfer gate, a corresponding first transfer gate control input (84) is connected with the first input of the receiver circuit device, and a corresponding second transfer gate control input (76), inverse in relation to the first transfer gate control input is connected with the second input of the receiver circuit device.

Claim 16, Keeth shows the receiver circuit device according to claim 11, comprising wherein at a third transfer gate (70) a corresponding first transfer gate control input (82 is connected to 62 that is 56) is connected with the first input of the receiver circuit device, and a corresponding second transfer gate control input (90 is connected to 58 that is 60), inverse in relation to the first transfer gate control input is connected with the second input of the receiver circuit device.

Claim 17, Keeth shows the receiver circuit device according to claim 16, comprising wherein at a fourth transfer gate (68) connected with third transfer gate, a corresponding first transfer gate control input (86) is connected with the second input of the receiver circuit device, and a corresponding second transfer gate control input (68), inverse in relation to the first transfer gate control input, is connected with first input of the receiver circuit device.

Art Unit: 2819

Claim 18, Keeth shows the receiver circuit device according to claim 11, in which differential clock signals (CK is complementary of CK\*) are present at the first and second inputs.

Claim 19, Keeth shows a clock receiver circuit device (50, Fig. 3) comprising:
a first input (56) adapted to be connected with a first connection (CK) of a semiconductor component (52);

a second input (60) adapted to be connected with a second connection (CK\*) of the semi-conductor component; and

wherein the receiver circuit device comprises more than three transfer gates (four transfer gates 64, 66, 68, 70), and wherein a signal (Vnode A) detectable between a first (66) and second (64) transfer gate and/or a second signal (Vnode B) detectable between a third (70) and fourth (68) transfer gate, is used to boost a clock relaying circuit (100 and 102).

The limitations of claims 20-23 are rejected as above claims 12-17.

Claim 24, Keeth shows a clock receiver circuit device (50, Fig. 3) comprising: a first clock input (56) for receiving a first clock signal (CK);

a second clock input (60) for receiving a second clock signal (CK\*), inversely equal to the first clock signal (CK\* is inverse equal to CK);

wherein at a first transfer gate (66) a corresponding first transfer gate control connection (88) is connected with the second clock input of the clock receiver circuit

device, and a corresponding second transfer gate control connection (80), inverse in relation to the first transfer gate control connection, with the first clock input of the clock receiver circuit device; and

wherein at a second transfer gate (64) a corresponding first transfer gate control connection (84) is connected with the first clock input of the clock receiver circuit device, and a corresponding second transfer gate control connection (76), inverse in relation to the first transfer gate control connection, with the second clock input of the clock receiver circuit device,

wherein corresponding further connections (72) of the transfer gates are connected with each other and are jointly connected with a clock output (Vnode A) for emitting a clock output signal.

Claim 25, Keeth shows a semi-conductor component (Fig. 3) having a receiver comprising:

a clock receiver circuit device (50, Fig. 3) comprising:

a first input (56) adapted to be connected with a first connection (CK) of a semiconductor component;

a second input (60) adapted to be connected with a second connection (CK\*) of the semi-conductor component; and

wherein the receiver circuit device comprises more than three transfer gates (64, 66, 68, 70).

The limitations of claims 26-29 are rejected as above claims 12-17.

Claim 30, Keeth shows a clock receiver circuit device (50, Fig. 3) comprising: a first clock input (56) for receiving a first clock signal (CK);

a second clock input (60) for receiving a second clock signal (CK\*), inversely equal to the first clock signal (CK\* is inversely equal to CK);

wherein at a first transfer gate (66) a corresponding first transfer gate control connection (88) is connected with the second clock input of the clock receiver circuit device, and a corresponding second transfer gate control connection (80), inverse in relation to the first transfer gate control connection, with the first clock input of the clock receiver circuit device; and

wherein at a second transfer gate (64) a corresponding first transfer gate control connection (84) is connected with the first clock input of the clock receiver circuit device, and a corresponding second transfer gate control connection (76), inverse in relation to the first transfer gate control connection, with the second clock input of the clock receiver circuit device, wherein corresponding further connections (72) of the transfer gates are connected with each other and are jointly connected with a clock output (Vnode) for emitting a clock output signal.

Claim 30, Keeth shows a clock receiver circuit device (50, Fig. 3) comprising: means for a first input (56) adapted to be connected with a first connection (CK) of a semi-conductor component;

means for a second input (60) adapted to be connected with a second connection (CK\*) of the semi-conductor component; and

Application/Control Number:

10/574,236

Art Unit: 2819

Page 7

wherein the receiver circuit device comprises more than three transfer gates (64,

66, 68, 70).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh Q. Tran whose telephone number is 571-272-1813.

The examiner can normally be reached on M-Th (8:00-6:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Rexford Barnie can be reached on 571-272-7492. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

ANH Q. TRAN PRIMARY EXAMINER

11/8/07/